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Abstract 
This thesis describes the design and construction of a 
Z80-based  microcomputer  system,  and  the design and 
implementation of the monitor software required to  support 
this microcomputer.   It  contains  the schematics, timing 
diagrams and hardware connection  information which  are 
required  to  produce a working model of this microcomputer 
system. The system contains a CPU board  connected  to an 
ASCII  keyboard,  a memory board containing  62 K of RAM 
memory and 2  K of ROM memory (for permanent storage of  the 
monitor  and  some user  programs), and a video board that 
produces ASCII characters and color graphics when connected 
to aj\  ordinary color television.  It also contains the Z80 
code and detailed descriptions of  the monitor software, 
which provides the  user with the  ability to enter and 
modify programs in the RAM memory,  examine and  execute 
these programs, and run self tests on the hardware. 
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I) INTRODUCTION 
This thesis deals with the design and construction of a 
microcomputer system with a functional, user-friendly 
microcomputer operating system (monitor). The hardware 
design was done by determining what features the computer 
system should contain, selecting components that could 
provide these features, and designing the system and 
support circuits around these components. The system, was 
assembled using wire-wrap sockets mounted [oh general 
purpose S-100 Bus compatible circuit boards.  The monitor 
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was written exclusively for this hardware, in order to 
provide it with all the required functions, such as data 
entry or modification, program examination and execution, 
and self tests for the hardware. The following text has 
been divided into two major sections; the first dealing 
with the microcomputer system hardware, and the second 
with the operating system written to allow full use of this 
hardware. 
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II) HARDWARE 
II-A) HARDWARE OVERVIEW 
The hardware for this microcomputer system was designed 
with the following requirements in mind. The CPU should be 
a state of the art 8-bit microprocessor, capable of 
supporting 64K of memory and capable of input and output 
functions, including supporting an ASCII keyboard. The 
system should be able to operate with a standard television 
set, and generate both alphanumeric and color graphic 
characters. The memory should have a refresh that is 
transparent to the user and that cannot be accidentally 
halted (as in a Wait State). The system boards should be 
connected using the I.E.E.E. standard S-100 bus. 
The system aesign was done by first selecting the major 
components that could be used to satisfy the above 
requirements, and then designing the " peripheral circuits 
required to support them. The system hardware consists of 
three main sections: the CPU board, containing the Zilog 
Z80 microprocessor and RCA CDP1852 Byte-Wide (keyboard) 
input/output port; the Video board, containing the Motorola 
MC6847  Video  Display Generator, Motorola MC1372 color TV 
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modulator, and the four one K by four bit static RAM 
memories; arid the Memory board, containing the 64K dynamic 
RAM memories, the Intel 3242 Address Multiplexer and 
Refresh Counter, and the Intel 2716 EPROM. These three 
sections are discussed in the following paragraphs. Please 
refer to the appropriate schematic drawing (figures VIII, 
IX and X) for each section. 
The boards are each supplied with seven volt regulated 
power through the S-100 bus. Each board converts this to 
five volts (all the Integrated Circuits used require five 
volts only) by passing it through a 7805 voltage regulator. 
A large filter capacitor (10 uF) is provided for the input" 
and output of each regulator, and smaller filter capacitors 
(.1 uF) are scattered throughout each of the boards. 
Status and control signals which are active when low (in 
the logic zero state) are indicated by a slash following 
the signal name. For example, MREQ/ is the signal thats 
indicates a memory access is in progress when it goes low. 
- 5 - 
II-B) CPU BOARD 
This microcomputer system was built around a Zilog Z80 
microprocessor (chip number 33 on the schematic). All 
outputs are buffered to;protect the Z80. The reset, status 
and control signals are discussed in the following 
paragraphs. Further information on the Z80 microprocessor 
is available from the "Z80-CPU Technical Manual", available 
from Zilog. 
Chip 29B, a 74LS123 Retriggerable Monostable Multivibrator, 
provides a 125 nanosecond Reset pulse to the Z80 when 
triggered. The 51K resistor and 1 Uf capacitor connected 
to the B input of the 74LS123 provide for the required 
reset on power-up. The 74LS123 will be triggered when the 
1 Uf capacitor has been charged up to a level greater than 
two volts, approximately 0.02 seconds after power is 
applied. The Reset switch, also connected to the B input 
of the 74LS123, simulates a power-up condition when 
pressed. This provides a manual reset that can be used to 
restart the Z80 at location 0000 whenever required. 
There are three LEDs that continuously monitor the status 
of the Z80. A red LED is connected to the Halt/ signal 
that lights whenever the Z80 has executed a halt 
instruction.   This  usually indicates  that  the  Z80  is 
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waiting for input from the ASCII keyboard, that generates a 
maskable interrupt to location 0038 Hex. Another red LED 
is connected to the Z80s Wait/ line, that is lit when the 
Wait/ signal is low and the Z80 is paused. The third 
indicator is a green LED connected to the Z80s Ml/ signal 
that lights when the Z80 is fetching an instruction, 
verifying that the CPU is still functioning. 
Input and Output 
Input and output is controlled by chip 30 on the CPU board, 
a 74LS138 3-to-8 Line Decoder/Demultiplexer. Chip 30 is 
enabled whenever IORQ/ and A7 are at a logical zero state 
and A6 is at a logic one state. This happens when the 
microprocessor executes an input or output instruction to a 
port with an address between 40 Hex and 7F Hex. A4, A5 and 
the Read/ signal select which of the eight outputs of chip 
30 is selected. Four will be active during certain input 
instructions, and four during output instructions. 
When the Z80 .does ah output to port 7X Hex (where X is any 
pattern of bits) chip 30 toggles Y7 to the low state, 
triggering chip 29A, a 74LS123 Retriggerable Monostable 
Multivibrator. Chip 29A uses a 300K resistor and a 1 UF 
capacitor for timing, which produces a 0.14 second pulse 
when  triggered.   This  pulse activates the Pizeo-electric 
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buzzer, producing a short beep whenever an output  to  port 
7X is executed. 
The keyboard is a full ASCII keyboard, set up to use only 
capital letters. The keyboard was originally from a 
Digital Equipment Corporation "Decwriter I" terminal, and 
is based on . an SMC KR2376-17 Keyboard Encoder ROM and 
Control chip. When any of the keys is pressed, the 
keyboard generates an interrupt to the Z80 and latches the 
data into chip 31, the RCA CDP1852 Byte-Wide I/O Port. 
When the Z80 responds to the interrupt it will execute an 
input instruction from port 7X. This input instruction 
will cause chip 30 to toggle Y6 to the low state, enabling 
the chip enable of chip 31. Chip 31 then places data from 
the keyboard onto the data bus, from where it is read into 
the Z80s accumulator. 
Clock 
The Z80 is operated at a clock rate of 1.8 Megahertz. Two 
of the inverters from chip 16 are connected to a 1.8 
Megahertz crystal to generate the clock pulse. The two 330 
ohm resistors connected between the input and output of the 
inverters bias the inverters into their region of linear 
operation. The 680 pf capacitor provides a small delay 
between the output of the first inverter and the  input  of 
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x 
the next. 
Chip 24 is a 74LS365 buffer which is used to "clean up" the 
clock signal, making it more of a square wave. The 5.6K 
pull-up resistor is used to force the logic one state of 
the clock signal to five volts. Without it the clocks 
logic one state would be the same level as the TTL gate, 
approximately 3.4 volts, which is insufficient for correct 
operation of the Z80. 
Address Bus, Address Display and Data Bus 
• s Chips 22, 23 and 24 are 74LS365 Buffers, that connect the 
Z80 to the S-100 bus. Four Hewlett Packard 5082-7395 
Hexadecimal LED Displays with Latches (DPO through DP3) are 
used to monitor the information being passed to the bus, 
constantly displaying the current address. The address is 
latched into the displays whenever the Z80s Ml/ status 
signal goes low (indicating that the Z80 is fetching an 
instruction or responding to an interrupt) guaranteeing 
that the information being displayed is the current address 
of the 280s program counter. 
Chips 25 and 26, 74LS365 Buffers, and chips 27 and 28, 
74LS367 Buffers, connect the Z80 to the data bus. Chips 26 
and 27 are active only when the Z80s Read/ signal is low, 
and  chips 25 and 28 are active only when the Write/ signal 
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is low. This arrangement prevents data from being placed 
onto the bus or to the Z80 when it shouldn't be, and allows 
greater control over the data bus. 
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II-C) VIDEO BOARD 
Processor 
The video board is designed around chip 32, a Motorola 
MC6847 Video Display Generator. The Video Display 
Generator (VDG) can display 64 different ASCII characters, 
and can produce color graphics in eight different colors. 
The ASCII characters can be displayed in red or green, 
depending on the setting of the CSS DIP switch (the top 
switch, located to the right of chip 32 on the drawing, 
connected to pin 39 of the VDG). 
The VDG reads data from memory and  produces a composite 
video  signal.  The  VDG will continuously scan the video 
memory, process the  information,  and  pass  the required, 
video signals to the modulator. 
The VDG can generate 64 different alphanumeric characters 
from information stored in an internal character ROM. The 
television screen is divided into 512 displayable character 
locations, arranged as 16 lines, each containing 32 
characters. When displayed, each character location 
occupies an eight by twelve dot matrix box. The actual 
character consists of a five by seven dot matrix, with the 
remaining dots being used for character spacing. 
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Because only six bits are required to uniquely identify 
each of the 64 characters, the two high order bits can be 
used  inform  the  VDG  whether  the  character  should  be 
displayed normally or in a modified form. Bit six of each 
character determines if the character will be displayed in 
the Inverse Video mode, a mode that can be used to 
highlight certain information. Bit six is therefore tied 
to both the D6 and INV inputs to the VDG, as shown in the 
Video Board drawing. 
The VDG can be used in several different modes, only one of 
which  (the Alpha/Graphic mode) generates both graphics and 
alphanumeric characters.  The  Alpha/Graphic  mode  is  the 
standard  mode, which is normally used by the system.  When 
the VDG is  using  this mode  data  bit  seven determines 
whether  the information stored in memory will be displayed 
as a graphics character, or as  an  alphanumeric.   If  bit 
seven  is  a  "zero",  the  character  is  ari alphanumeric; 
otherwise the information will be displayed as  a  graphics 
character.   The  graphics characters divide each of the 16 
by 32 screen  locations  into  four  displayable  sections. 
Bits  0  through 3 determine which of.the sections are "on" 
(activated), and bits 4 through 6 determine  which  of  the 
eight  colors the "on" sections are displayed as.  Sections 
that are not activated are displayed in black. 
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The Alpha/Graphics mode requires only 512 of the 2048 video 
memory locations, the remainder of the video memory is used 
when more detailed graphics is required.  Graphics designs 
can be produced  in more detail by using one of the "pure 
graphics" modes, where the screen  is divided  up into  a 
number of small  squares,  commonly called  pixels.  The 
screen can be divided into individually addressable pixels 
which are 64 rows by 64 columns, 64 rows by 128 columns, or 
96 rows by 128 columns (the 96 by 128 mode uses  the  full 
two K of memory).   The pure graphics modes are selected 
using the DIP switches connected to the VDG.   The switch 
connected to pin 35 of the VDG is closed (grounding pin 35) 
for the normal Alpha/Graphics mode, and is open (placing  5 
volts  on pin  35)  for  the pure graphics modes.   The 
remaining two  DIP switches are active only when pure 
graphics  is  selected.  These switches select which of the 
three graphics modes described above is selected.  A  zero- 
zero  selects the 64 by 64 mode, one-zero selects the 64 by 
128 mode, and one-one selects the 96 by 128 mode. 
Modulator 
Chip lo7 is an MC1372 Color TV Video Modulator, that is used 
to generate an RF TV signal when provided with baseband 
color-difference and luminance video signals. The MC1372 
is made  for operation with  the MC6847 Video  Display 
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Generator, which provides these video signals. The MC1372 
modulates the video signal to produce an ordinary 
television signal, and can broadcast anywhere from channel 
two to channel six. If a small antenna is connected to the 
video output of the MC1372, no direct connection between 
the computer and television is required. The MC1372 can be 
tuned to a frequency where there is no local television 
station, and a satisfactory video signal can be received at 
a distance of 20 to 40 feet. 
The MC1372 contains a Chrominance Oscillator and Clock 
Driver, a Lead and Lag Network, a Chroma Modulator, an RF 
Oscillator, and an RF modulator. Further information on 
the specifications and internal operation is available 
from the Motorola MC1372 data sheets. 
Pins 1, 5, 6, 7 and 9 connect directly to the video 
processor, providing the processor with its required clock 
signal, and the modulator with the required color and 
luminance signals. Pin 2 is for the MC1372s oscillator. 
A 3.579545 MHZ crystal connected to this pin provides the 
proper clock frequency for the MC1372. Pin 3 is for 
setting the duty cycle of the clock output. Pin 8 feeds 
the Chroma Modulator output through the appropriate gain 
reduction resistor and coupling capacitor, into the 
Chrominance Input. 
,  _ VT*"-''    .- ■ • ■ 
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Pins 13 and 14 are for an RF Tank circuit, which is used to 
select the television channel of the output signal. Tuning 
the -. 1UH inductor will vary the output between channel two 
and channel six. The 240 ohm resistors control the 
amplitude of the output signal. Pin 12 is the modulated RF 
signal in the form required by normal television sets. The 
impedance-matching resistx>r from this pin to +5 volts 
should match the characteristic impedance of the output 
cable being used (300 ohms in this case) to prevent 
feedback. 
Memory, Memory Select 
The Video board contains two K of eight-bit words of Static 
memory, memory addresses F800 Hex to FFFF Hex, which is 
used to hold the information to be displayed on the 
television screen. Each memory chip contains one K of four 
bit words, so two pairs of chips are required (i.e., chips 
9 and 10 are the first one K of memory, chip 9 containing 
DO - D3, and chip 10 containing D4 - D7). These memories 
are written to only by the Z80, and read only by the MC6847 
Video Display Generator, as mentioned earlier. 
Chip 13 is the video memory select control. When Write/ is 
low and Addresses All through A15 are high, the Z80 is 
outputting the data  to be displayed on the television 
- 15 - 
screen,  and therefore is writing to the video memory.  The 
video memory select signal produced by chip 13 activates 
the  74LS365 Tri-state buffers (chips 19,20 and 21) which 
gate the data and address information from the Z80  to  the 
video memory chips.   The video memory select signal also 
lowers the WE/ signal on the memory chips, allowing them to 
receive  information  from the  Z80, and activates the MS/ 
signal of the VDG (pin 12), which causes  its address and 
data outputs  to go tri-state (relinquishing control over 
the memory chips).  The last function of the video memory 
select signal is to switch control of the video memory chip 
select  line  to  the  address bus  as  explained  in  the 
following section. 
Chip select 
Chip 15, a 74LS08 quad two-input And gate, is the actual 
video memory chip select. When any one of the inputs drops 
to the low state, the output of that gate will select the 
corresponding two memory chips. The memory select signal 
determines which pair of chip 14s Nand gates (the upper or 
lower pair as shown in the schematic) has control of chip 
15 (the video memory chip select). 
If the memory select signal is high,  the outputs of the 
bottom two Nand gates are forced high (disabled), while the 
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top two are free to use VA10 (from the Video Display 
Generator) to control the chip select And gates. If the 
memory select signal is low, the top two Nand gates are 
disabled, and the bottom two pass A10 (from the address 
bus) through to control the chip select And gates. 
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IJ-D) MEMORY BOARD 
ROM 
Chip 33 is a 2716 two K by eight ultravioletly Erasable 
Reprogrammable Read Only Memory (EPROM) that contains the 
monitor and utility programs for the system. It is memory 
mapped in at addresses 0000 to 07FF Hex, and is only active 
when the Z80 is fetching instructions from these addresses. 
The ROM is never selected when the RAM or Video RAM memory 
is selected. When the system is reset or powered-up, the 
Z80 automatically begins executing the code contained in 
this EPROM at location 0000 Hex. 
The monitor and utility programs fill only one  K of  the( 
EPROM,  leaving the  second K of memory free for permanent 
storage of user programs.  The contents of the EPROM can be 
easily modifyed with the proper equipment. 
RAM 
Chips 24 through 31 are industry standard 64K Dynamic RAM 
memory chips. Eight of these memory chips, each of which 
contain 65,535 (64K) one-bit words, are used in parallel. 
The memory chips are shown in the memory drawing as one 
block, since all connections except the data line are 
common  to  each memory chip.  There are only eight address 
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inputs to the memory chips; the current read or write 
address is multiplexed into the memory chips by chip 32, 
the Intel 3242 Address Multiplexer and Refresh Counter. 
The memory chips  are  Dynamic RAMs,  and  therefore must 
periodically be refreshed in order for them to retain their 
data.  They use a RE/ only refresh, in which lowering  the 
RE/  signal will refresh the entire row currently addressed 
by the address bus.  The memories are refreshed as if  they 
were  16K memories  (only the first 128 refresh cycles are 
required), which allows the use of the Intel  3242 Address 
Multiplexer  and  Refresh  Counter* —Jhjei maximum  refresh 
period for the memories is 4.4 ms, therefore refreshing one 
row after  each  instruction fetch  (the standard refresh 
scheme used by the Z80) is more than  adequate.   At  the 
clock, rate used by this system, 1.8 Megahertz, the refresh 
period is 0,53 ms on the average, and 0.71 ms  worst  case. 
The  actual rate depends on the instructions being executed 
by the Z80. 
In order to read from or write to the dynamic RAM chips, 
the control signals must be applied in the correct 
sequence. The row address is first presented to the RAM 
address lines, RE/ is lowered, the column address is 
presented to the RAM, and CE/ is lowered. This sequence is 
discussed in more detail in the Memory Timing sections. 
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Timing diagrams for the read, write and refresh functions 
are presented in the following pages. 
Memory Read Timing 
The memory read (or instruction fetch) function requires 
three clock cycles (T states) to complete. The control 
signals generated by the Z80 and the data-in requirement 
are shown below. Each of the 1.8 Megahertz clock cycles is 
0.556 microseconds long. 
CLOCK 
MREQ/ 
READ/ 
ADDR.    X VALID ADDRESS 
DATA DATA IN I  
Figure I - Memory Read Timing Diagram 
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The major memory transactions all occur  within  the  first 
clock  cycle.   This  clock  cycle  and  the memory control 
signals are explained here and shown in Figure III. 
The read (or write) cycle is initiated by  a  drop  in  the 
MREQ signal.   This  signal  passes  through a small delay 
circuit (created by connecting two inverters from chip 17), 
and  becomes  the  Row Enable (RE/) input to the RAM chips. 
The delay is to guarantee that the write pulse (in a  write 
cycle only) is presented to the RAM chips early enough, and 
the amount of  delay  is  not  critical.   The  high-to-low 
transition  of  the  RE/  line  latches  the  eight bit row 
address from chip 32 (the  Intel  address multiplexer,  or 
MUX)  into the RAM chips, and signals the MUX that a memory 
access cycle has begun.  There are three critical  timing 
requirements  for  a  memory  access cycle that must not be 
violated.  These delays are based on  the  requirements of 
both  the  Intel  MUX and the dynamic RAM memories, and are 
listed in the following figure. 
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Minimum   Maximum 
Start and End Event Delay     Delay 
RE/ low till CE/ low 30 ns  70 ns 
RE/ low till Row/Column/ low 12 ns 50 ns 
Row/Column/ low till CE/ low   20 ns  58 ns 
t 
Figure II - Critical MUX Timing Requirements   - 
The row address is the information normally present on  the 
MUX  address  lines, so the next step after RE/ goes low is 
to lower the Row/Column/ input of the MUX, to indicate that 
the  column  address should now be made available.  This is 
accomplished by passing the RE/ signal  through  two  gates 
(18  and  17)  to the Row/Column/ input, causing the column 
address to be placed on the mux address lines. The RE/  low 
to  Row/Column/  low delay  is  approximately  17  ns.  By 
examining the data sheets for gates 17 and 18, we find that 
the  maximum delay  is 20.5 ns and the minimum delay is 14 
ns, both of which are within the limits shown in figure II. 
The logic  zero  signal  that has just appeared at the 
Row/Column/ input of the MUX is then passed through another 
d.elay circuit, which consists of two of chip 19s And gates, 
to the Chip Enable (CE/) input of the RAM chips.  When this 
CE/  line goes low the eight bit column address is latched 
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from the MUX into the RAM memories. The maximum and 
minimum delays for these two And gates (from the 74LS08 
data sheets) are 40 ns and 20 ns, respectively. These 
worst case delays are both within the limits outlined in 
figure II. The maximum and minimum delays between RE/ low 
and CE/ low are found from the above data to be 34 ns and 
60.5 ns, both of which are within the limits shown in 
figure II. The data out of the RAM chips is available on 
the Q line of the RAMS 100 ns after the CE/ signal goes 
low. 
These transitions are shown graphically  in  the  following 
diagram (Figure III). 
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CLOCK 
MREQ/ 
READ/ 
RE/ 
ADDR.    X     VALID ADDRESS 
MUX ADD   X     ROW ADDRESS X COLUMN ADDRESS 
CE/ 
|  DATA OUT 
Figure III - Expanded Memory Read Timing Diagram ' 
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Memory Write Timing 
The memory write function requires three  clock  cycles  to 
complete.   The  control signals generated by the Z80 are 
shown  below.   Each  of the  clock  cycles   is   0.556 
microseconds. 
CLOCK I" 
MREQ/ 
WR/ 
ADDR. VALID ADDRESS 
DATA DATA OUT 
Figure IV - Memory Write Timing Diagram 
The Write pulse from the Z80 appears too late in the Write 
cycle to be used for an Early Write (the procedure where 
the Write pulse is set low before Chip Enable in order to 
speed up the Write Cycle). In order to use the Early 
Write, this system generates its own Write pulse, shown as 
WR** in jEigure V. This WR** pulse is generated by 
Exclusive ORing MREQ/ and Read/  (which  generates  a  high 
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whenever MREQ/ is low and Read/ is not) and Exclusive ORing 
this pulse with IORQ/ (which inverts the pulse, producing a 
valid Write pulse if it is not an Input l>r Output 
instruction). The result is a Write pulse that goes low as 
soon as MREQ/ does during a memory write cycle, but stays 
high any other time. The RE/, CE/ and address signals 
function in the- same manner as in the Memory Read cycle, 
and all major memory transactions all occur within the 
first clock cycle. This clock cycle and the memory control 
signals are shown on the following page (figure V). 
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CLOCK  |' 
MREQ/ 
WR** 
RE/ 
ADDR.    X VALID ADDRESS 
MUX ADD   X ROW ADDRESS X COLUMN ADDRESS 
CE/ 
|  DATA IN 
Figure V - Expanded Memory Write Timing Diagram 
Normal Memory Refresh Timing 
The normal memory refresh requires two clock cycles, and is 
done for one row after each instruction fetch. The normal 
refresh is controlled by chip 32 (the Intel MUX)\     When the 
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Z80  Refresh/ signal is low, chip 18 disables the CE/ input 
to the RAM chips by forcing it to stay high, preventing any 
change to the RAM data and causing the data line to remain 
in the high impedance  state.   The  Refresh/  signal  also 
causes  chip  32 to place the address of the next row to be 
refreshed on the RAM address lines.  MREQ/, which drops low 
half  a  clock cycle (.278 microseconds) after the Refresh/ 
signal, preforms the actual refresh of  the  RAM memories. 
When  the Refresh/ signal goes high again, it triggers chip 
22, a 74LS123 Retriggerable Monostable Multivibrator.  Chip 
22  applies  a  70 ns low signal to the Count/ input of the 
MUX, which increments the address to be used for  the  next 
refresh  by one.   The timing diagram for a normal refresh 
cycle is shown in figure VI. 
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CLOCK , f 
MREQ/ 
RFSH/ 
RE/ 
COUNT/ I    |" 
MUX ADD     X    REFRESH ADDRESS 
Figure VI - Normal Refresh Timing Diagram 
Artificial Memory Refresh Timing 
If the Z80 is placed into a Wait state for a long period of 
time the refreshing of the dynamic RAM chips must be taken 
over by the memory board itself. A wait pulse longer than 
34 us during every instruction (or a single very long wait 
pulse) wouldviolate the worst-case refresh conditions, and 
could cause a loss of memory data. In order to prevent the 
loss of data, the  memory board  contains  an  "Artificial 
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Refresh" circuit to guarantee that the refresh requirements 
are met. If a Wait pulse of longer than 30 us occurs the 
Artificial Refresh circuit will take control of the memory, 
temporarily disabling signals from the Z80. 
When the Wait/ signal from the Z80 goes low, chip 23, a 
74135 Exclusive Or/Nor gate, triggers chip 21, a J74LS123 
Retriggerable Monostable Multivibrator which has been set- 
up to generate a 30 us pulse (referred to as, Timeout in the 
timing diagram that follows). If the Wait/ signal returns 
to the high state before the end of this 30 us pulse, chip 
23 raises the clear input to the 74LS123 (Chip 21), 
resetting the Artificial Refresh circuit. If the 30 us . 
Timeout pulse ends with wait still low, the an artificial 
refresh cycle is triggered. 
When the Timeout pulse goes high, it causes the second 
74LS123 of chip 21 to generate a 300 ns pulse, which is 
sent to three places. This 300 ns pulse travels through 
chip 20, a 7407 Open Collector Hex Buffer Driver, and 
forces the Z80 Wait/ line to remain low during the 
artificial refresh so that the Z80 can not interfere. The 
300 ns pulse goes to the Intel MUX Refresh/ input, that 
causes the next refresh address to be placed on the RAM 
address lines, and also to the RE/ input of the RAM chips, 
where  it  preforms the actual refresh of the memory.  When 
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the 300 ns pulse ends, it causes the Count/ input of the 
Intel MUX to pulse low to increment the refresh address, 
and it restarts the 30 us Timeout pulse. If the Z80 Wait/ 
pulse has ended during the artificial refresh, the Timeout 
pulse is not restarted and control of the memory is 
returned to the Z80. 
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The timing diagram for this procedure  is shown below in 
figure VII. 
<—30 us > 
Z80 WAIT   | X   DON'T CARE  ~X~ 
TIMEOUT/   | 
REFRESH/ 
RE/ 
COUNT/ 
MUX ADD X  REFRESH ADDRESS    X 
Figure VII - Artificial Refresh Timing Diagram 
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V 
RAM/ROM Select 
Pin 5 of chip 18, a 74S260 Dual 5-input Nor gate, 
determines whether the ROM or RAM memory is active. If 
address bits All to A15 are low (logic zero), pin five of 
chip 18 (the output of the first Nor gate) is high, which 
selects the ROM memory and disables the RAM. If any of 
these address bits are in the logic one state, the ROM will 
be disabled and the RAM will be active. 
A logic one at the output of the first Nor gate (pin 5) 
disables the RAM by forcing the output of the second Nor 
gate (pin 6) to be a logic zero, no matter what the state 
of the other inputs. The output of this second Nor gate is 
inverted and used as the RAM memory Chip Enable/. With the 
Chip Enable/ "high, the RAM memory can never be selected. 
The logic one output of this Nor gate is also inverted and 
passed to the Output Enable/ input of the ROM memory, 
allowing the ROM memory to be activated. 
If any of the address bits All to A15 are high, the output 
of the second Nor gate will be under control of its other 
inputs (allowing the RAM to be activated when required); 
and the Output Enable/ of the ROM memory will be high, 
disabling the ROM. 
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II-E) SCHEMATICS AND CHIP LISTS 
The following pages contain the schematic diagrams for the 
three hardware sections, and the chip lists that contain 
the information necessary to understand these schematics. 
Each of the integrated circuits (chips) on the diagrams are 
represented by a box or an appropriate symbol, with a 
number in the center. To determine the chip name, type, 
function, and power and ground connections, refer to the 
charts on pages 35, 36 and 37. 
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FIGURE X - MEMORY BOARD SCHEMATIC - PAGE 34C 
CPU DIAGRAM KEY 
iChipl Chip   | 
1 *  1 
+- + 
Name   I 
1 33 1 Zilog Z80| 
1 31 1 CDP1852 | 
1 30 74LS138 I 
1 29 74LS123 1 
1 28 74LS367 I 
1 27 74LS367 I 
1 26 74LS365 1 
1 25 74LS365 1 
1 24 1 74LS365 I 
1 23 1 74LS365 I 
1 22 1 74LS365 1 
1 16 1 74LS04  I 
Chip  | 
Type  | 
CPU    | 
Decoder! 
Decoder j 
One-Shot j 
Drivers! 
Drivers! 
Drivers! 
Drivers| 
Drivers| 
I Drivers! 
I Drivers! 
I Inverter! 
Function 
Microprocessor 
Keyboard Interface 
Output Port Decode 
Reset/Sound Timing 
Data Bus / Control 
Data Bus / Control 
Data Bus 
Data Bus 
Address Bus 
Address Bus 
Address Bus 
Clock/Video CS 
Ground 5 Volt! 
Conns. Conns.| 
1- + 
29 11  1 
2,12 24  1 
Is 16  1 
1,8 !6  1 
1,8 16  I 
1*8 16  I 
1,8 16  1 
1,8 16  I 
1,8,15 16  I 
1,8,15 16  1 
1,8,15 16  I 
7 14  1 
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VIDEO DIAGRAM KEY 
|Chip| Chip   | Chip  I Ground I 5 Volt I 
1 *  1 Name   j Type  | Function       j Conns, j Conns.| 
1 32 | MC6847  I CPU    I Video Processor   j 1,27,311 17  1 
1 21 | 74LS365 I Drivers| Video Address Bus I 1,8   1 16  1 
1 20 1 74LS365 Drivers! Vid Address / Datal 1,8 16  I 
1 19 1 74LS365 Drivers Video Data Bus 1,8 16  1 
1 17 MC1372 Modulatr Television Display 4 11  1 
1 16 74LS04 Inverter Clock/Video CS 7 14  1 
1 15 74LS08 AND Gate Video RAM CS 7 . 14" 1 
I 14 74LS00 , NAND Video RAM CS 7 14  I 
1 13 74LS30 I NAND 1 Video RAM Select 7 1  14  I 
1 12 I 4K SRAM ! Memory I Video SRAM Memory 0 1  9 1  18  1 
ITHRU 1    THRU 
1 09 I 4K SRAM I Memory I Video SRAM Memory 3 1  9 1  18  1 
1 DPO 15082-7395 | Display I Add 0-3 Display 1.  4,6 1  7   I 
1 DPI 15082-7395 I Display I Add 4-7 Display 1  4,6 17   I 
1 DP2 15082-7395 I Display 1 Add 8-11 Display 1  4,6 17   1 
1 DP3 15082-7395 I Display 1 Add 12-15 Display 1  4,6 1  7   I 
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MEMORY  DIAGRAM  KEY 
iChipl Chip   | Chip  | Ground I 5 Volt 
1 *  1 Name   I Type  | Function       j Conns. | Conns. 
1 33 1 2716    I EPROM  | ROM Memory        j 12    I 21,24 
1 32 3242A   | MUX RAM Control/Refreshj - 14    1 28 
1 31 64K RAM Memory DRAM Memory Chip 0 •16 8 
ITHRU THRU 
1 24 64K RAM Memory DRAM Memory Chip 7 16 8 
1 23 74LS135 EX. NOR Artificial Refresh 
i 
4,8,11,121 16 
1 22 74LS123 One-Shot Refresh Count 8 
i 
16 
1 21 74LS123 One-Shot Artificial Refresh 8,9 2,16 
1 20 1 74LS07 1OC Drivr 1 Art. Refresh Wait 7 14 
1 19 U 74LS08 AND Gate ! RAM Cas and Ras 7 1  14 
1 18 1 74S260 INOR Gate I ROM-RAM Select/Cas 1 7,10,11 
1       T 
I  14 
1 17 1 74LS04 I Inverter I Miscellaneous 1  7 1  14 
1 16 1 74LS51 1 AND/NOR I RAM A 7 Generation 1  7 1  14 
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Ill) SOFTWARE 
III-A) SOFTWARE OVERVIEW 
A major part of any good personal computer system is the 
software; a user friendly system control program containing 
routines that will allow the system to be used easily and 
effectively. 
The following monitor program (microcomputer operating, 
system) was written with these goals in mind. It was 
constructed exclusively for the computer system described 
in the hardware section in order to make the best use of 
all of this systems special features. The monitor program 
was written using the Z80 assemble language as described in 
the "Z80 Assemble Language Programming Manual", from Zilog. 
The monitor has been divided into several sections (by 
function), and each.of these sections is discussed in the 
following pages. A copy of the actual software, containing 
addresses, op codes, mnemonics and comments, is attached 
(see section ^III-H) , and should be referred to while 
reading the monitor sections. 
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A list of all the commands accepted by the monitor is given 
below. These commands have been divided into four 
sections, according to the various functions. 
DISPLAY (64 Locations) 
A - Advance 64 and Display 
D - Decrement 64 and Display 
S - Single Advance and Display 
C - Change Address and Display 
F - Find Pattern and Display 
MODIFY 
M - Move Program from xxx to xxx 
E - Edit Contents of Memory 
Edit Commands are: 
0 through F Hex - Write Data to RAM Memory 
S - Single Advance, Memory Unchanged 
X - Backup One,. Memory Unchanged 
N.- New Address to be Edited 
Q - Quit, Exit Editor 
RUN 
R - Run Program Beginning at First Location Displayed 
TEST 
POWER UP - Run Quick Self Tests 
T - Run Self Tests - 
»■ 
Figure XI - Monitor Program Command Summary 
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III-B) MAIN 
The program section referred to as Main is the actual 
control program. It calls the appropriate subroutines to 
allow data to be input or output, and contains the code for 
some of the simpler commands. Main is located at 
hexadecimal addresses 0100 through 018F, inclusive. The 
subroutines called from Main are discussed in detail in the 
following chapter. 
The Main program is executed upon successful completion  of 
the   power-up self  tests.   It  begins  by calling  the 
subroutine  "Clear  Screen",  which  fills  the  television 
screen with blanks.  Next the "Screen Write" subroutine is 
called (with the required information  present  in  the  HL 
register),  and  the words "ENTER ADDRESS" are displayed on 
the television screen.  The  computer  is  now asking  the 
operator  to  enter  a  starting  address through the ASCII 
keyboard.  All  messages  from  the  operating  system  are 
printed  in  the  upper  right  quarter  of  the television 
screen, which will be referred to as the message area  from 
now on.  See figure XII on page 46 for a sample screen,(the 
words "ENTER COMMAND" are displayed in the message area  in 
this figure).        ^ 
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Main next calls the "Get 2 Hex" subroutine twice, in order 
to input four hexadecimal digits from the ASCII keyboard. 
The "40 Out" subroutine is then called to display the 
contents of the 40 Hex memory locations that begin at this 
address on the left half of the television screen. 
Main now enters the section of code which is referred to as 
the command loop. This section calls "Screen Write", which 
prints the words "ENTER COMMAND" in the message area. The 
subroutine "Get ASCII" (called now by Main) gets one ASCII 
character from the ASCII keyboard and stores it in the 
Accumulator. This data is then compared-against all known 
commands and checks for a match. If a match is found Main 
,turns control over to the appropriate program. If no match 
is found, Main causes "UNKNOWN COMMAND" to be displayed in 
the message area, beeps the pizeo-electric beeper, and 
restarts the command loop. 
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III-C) SUBROUTINES USED IN MAIN 
Clear Screen 
The Clear Screen subroutine is located from 0004 to 0Q0F 
Hex, inclusive. This program writes a space (an ASCII 40) 
to memory addresses F800 through F9FF, the area where the 
contents of the television screen are stored. 
Get ASCII 
The Get ASCII subroutine is located from 0034 to 003F Hex, 
inclusive. This program takes advantage of the fact that a 
maskable interrupt received when the Z80 is in interrupt 
mode one will restart the Z80 at location 0038 Hex. This 
program places the Z80 in interrupt mode one, enables 
interrupts, and halts the Z80 at location 0037 Hex. The 
Z80 will now remain halted until an interrupt is received. 
When a key from the' ASCII keyboard is pressed, an interrupt 
is generated and the data from that key is. made available 
to the Z80 as explained in the CPU section (Section II-B). 
The Z80 next does an input instruction, writing the 
keyboard data into its accumulator, adjusts the stack (the 
input data was placed on the stack, where it is not 
required), and returns to the calling program. 
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Get 2 Hex 
The Get 2 Hex subroutine, located between 0010 and 0033 Hex 
(inclusive), will place two' hexadecimal digits in the 
accumulator. These Hex digits are read from an ASCII 
keyboard, so a transformation from ASCII to Hex must be 
preformed. This program is called when the system is 
expecting hexadecimal data, otherwise the Get ASCII program 
is used. 
Get 2 Hex begins by calling  Get  ASCII,  which  places  an 
/ 
ASCII  character into the accumulator.  If the character is 
a number (less than 10 Hex), it is shifted left four  times 
(causing  the right four bits to be zeros) and it is stored 
in the H register for later use.  If it is a  letter,  nine 
is  added  to  it,  then  it is shifted and stored in the H 
register.  Get ASCII is then  called  a  second  time,  and 
again nine is added to the data if it is a letter.  The top 
half of this second piece of data is then made into  zeros, 
which  produces the second Hex digit.  This is logicly ORed 
with the first Hex digit (from the H register)  to  produce 
the  eight bit long pair-of. Hex digits* which are stored in 
the. Accumulator.  Get 2 Hex then  returns  to  the  calling 
program,  and  the accumulator contains the two hexadecimal 
digits that were entered 'through the ASCII keyboard. 
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Screen Write 
The Screen Write subroutine, located from 02B8 to 02CF Hex 
(inclusive), is a program that lists sixteen characters of 
data on two lines in the message area of the television 
screen. These messages have been stored in the ROM at 
addresses 0300 through 03AF Hex. 
When the Screen Write program is called, the HL register 
contains the starting address of the message to be listed 
on the television screen. The starting address of the 
first line of the message area is loaded into,the DE 
register, and eight characters are transferred from the ROM 
memory to the video memory (and onto the TV screen) using 
the Z80 LDIR instruction. The starting address of the 
second line of the message area is then loaded into the DE 
register, and the last eight characters are loaded into the 
video memory in the same manner. 
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III-D) DISPLAY COMMANDS 
There are five commands (as shown in figure XI) that are 
used to display the contents of memory on the television 
screen. Each command will display 64 memory locations, 
four on each line of the television display. A sample of 
the television display after the execution of a display 
command is shown on the following page. The command was 
change location to A000 Hex and Display (A "C" followed by 
AOOO). The "Enter Command" is in the message area, which 
is the operating system telling the operator that the 
system is waiting for the next command. 
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1  AOOO FF FF FF FF 
1  AO04 FF FF FF FF 
1  A008 FF FF FF FF ENTER 
1  AOOC FF FF FF FF COMMAND 
1  AOIO FF FF FF FF . 
1  A014 FF FF FF FF 
1  A018 FF FF FF FF 
1  AOIC FF FF FF FF 
1  A020 FF FF FF FF 
1  A024 FF FF FF FF 
1  A028 FF FF FF FF 
1  A02C FF FF FF FF - 
1  A030 FF FF FF FF 
1  A034 FF FF FF FF 
1  A038 FF FF FF FF 
1  A03C FF FF FF FF / 
Figure XII - Sample Television Display 
Display Subroutines 
There are two subroutines used by the display programs. 
They are 40 Out, located at addresses 0040 through 0072 
Hex, and 2 Out, located at addresses 0073 through 009F Hex. 
The 2 Out subroutine takes the two hexadecimal digits  from 
■ ■    ■ ,.,r 
the accumulator, converts them to ASCII, and lists them on 
the television screen. Locations 0090 through 009F Hex 
form a  table which contains the ASCII equivalents of the 
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last digit of the address (i.e., location 0094 contains a 
34, the ASCII code for a "4") . The 2 Out subroutine loads 
the four hexadecimal digits "0090" into the DE register, 
extracts the first Hex digit (the upper four bits) from the 
accumulator, and logically ORs these four bits with the DE 
register. The DE register will then contain the address of 
the ASCII code for the first Hex digit. This digit is 
output to the television screen, and the procedure Is 
repeated for the second Hex digit (the lower four bits). 
The 40 Out subroutine lists 16 lines, each containing an 
address and four data words, on the television screen. 
This is done by first loading the two high order digits of 
the . memory location being displayed into the accumulator 
and calling the 2 Out subroutine. Next the lower two 
address digits are output (using 2 Out), and the memory 
data from the address that was displayed and the three 
following locations is written to the screen using 2 Out. 
The address is incremented by four, and this procedure is 
repeated until all 64 memory locations to be displayed have 
been written to the screen. Refer to figure XII for an 
example of what is displayed on the television screen after 
the 40 Out subroutine has been called for memory location 
A000 (the contents of the RAM memory from A000 through A03F 
are all.ones, displayed as Hex "FF"s). 
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Display Commands 
The five display commands that use these subroutines are 
now discussed. These commands are used to examine the 
contents of the RAM memory by displaying 64 eight-bit words 
at a time on the television screen. The data is displayed 
in hexadecimal, in the manner explained in the previous 
section on the "40 Out" subroutine. 
The code for the A,C#D and S commands is contained within 
the command loop. The code for the F command is located 
from address 021A to 023F Hex, inclusive. 
A - Advance 64 and Display 
When the system is first powered up, the user enters an 
address-, and the 64 consecutive memory locations starting 
at that address are displayed. To examine memory locations 
which appear after this in the memory, the A command can be 
used. This command adds 40 Hex to the BC register (the 
register used as a pointer by the Z80 to tell it what 
location it should be addressing), and calls the 40 Out 
subroutine. This displays the first 64 memory locations 
which were not previously on the screen. The Z80 will then 
wait for the next command. 
D - Decrement 64 and Display 
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The "D" command works like the "A" command, except that 40 
Hex is subtracted from the BC register, and 40 Out then 
displays the 64 locations before the first address that was 
on the screen. If the address tries to go below zero, the 
program will wrap around through the end of RAM memory 
(FFFF Hex). 
S - Single Advance and Display 
The "S" command is the same as the "A" command, except that 
the BC register is only incremented by one location. 
C - Change Location and Display 
The "C" command allows the user to easily examine an 
address which is not located close to the address currently 
being displayed. This command causes the Z80 to begin 
executing the Main program again by jumping to location 
0103 Hex. This will clear, the screen and ask for an 
address. When.an address is entered, that memory location 
and the following 63 are displayed using 40 Out. The Z80 
then restarts the "Command Loop", as explained in the 
"MAIN" section. 
F - Find pattern and Display 
The "F"  command will  ask  for a  two-digit hexadecimal 
pattern  to search for, and then will execute a "C" command 
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to the first memory address where that "data occurs.  If the 
pattern does not exist anywhere  in the RAM memory, "NO 
MATCH FOUND" will be printed in the message area, and the 
Z80 will wait for the next command. 
The Find command first calls Get 2 Hex, which allows the 
eight bit "target" pattern to be input from the ASCII 
keyboard, and places it into the accumulator. The Z80 then 
sets up the registers as required and executes the CPIR 
instruction, which checks each memory location until a 
match is found or the entire memory has been checked. The 
system will then execute a "C" command or print "NO MATCH 
FOUND", has explained in the previous paragraph. 
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III-E) MODIFY COMMANDS 
The Modify commands, Move and Edit, are used to change the 
contents of the RAM memory. These commands are the only 
way for the user to enter or modify data in the RAM memory. 
M - Move 
The "M" command is used to copy a section of code from one 
location in memory to another. The code for this command 
is located from address 0240 through address 027F Hex. 
When the "M" command is selected, the system first displays 
"STARTING ADDRESS?" in the message area, and uses Get 2 Hex 
to input the four digit address (the beginning address of 
the data to be moved) . The system next displays "ENDING 
ADDRESS?", and uses Get 2 Hex to input the end address of 
the data to be moved (which is placed into the HL 
register). The system then displays "NEW START?" and uses 
Get 2 Hex to input the address that will be the new 
beginning address of the data being moved. 
The system then calculates the number of words to be moved 
(which is placed into register BC) and the new ending 
address (placed into register DE) from the information 
input  by the  user.  The LDDR instruction is then used to 
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transfer data from memory location HL to memory location 
DE, decrement HL, DE and BC until BC is zero. When the 
LDDR instruction has finished, the move is complete. The 
system then beeps, uses 40 Out to display the cont^ents of 
the first 64 new addresses, and asks for the next command. 
E -Edit 
The Edit program is used to interactively modify any of the 
RAM memory locations. When the Edit program is entered (by 
using the "E" command) it activates several new commands, 
that are valid only in the Edit mode. These commands are 
listed below, and are explained in the following sections. 
The code for the Edit program is located from 0190 to 0219 
Hex, inclusive. 
0 through F Hex - Write Data to RAM Memory 
' "* S - Single Advance, Memory Unchanged 
X - Backup One, Memory Unchanged 
N - New Address to be Edited 
Q - Quit, Exit Editor 
The Edit program begins by displaying the word  "EDIT"  in 
inverse video in the bottom right quarter of the television 
.-/ . 
screen, and displaying "ENTER ADDRESS" in the message area. 
The  system then uses Get 2 Hex to input the address to be 
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edited.  The  system  then  uses  40  Out  to display  the 
location entered (and the following 63), prints the address 
being edited in inverse video under the word EDIT, and 
prints "ENTER DATA" in the message area. A picture of what 
the television screen would look like after the execution 
of an "E A000" is shown in figure XIII. 
1  A000 | FF | FF FF FF 
1  A004 FF FF FF FF 
1  A008 FF FF FF FF ENTER 
1  A00C FF FF FF FF DATA 
1  A010 FF FF FF FF 
I  A014 FF FF FF FF 
I  A018 FF FF FF FF 
I  A01C FF FF FF FF 
I  A020 FF 
FF 
FF 
FF 
FF 
FF 
FF 
FF 1  A024 I EDIT| 
1  A028 FF FF FF FF J.A'OOOl 
I  A02C FF FF FF FF 
1  A030 FF FF FF FF 
1  A034 FF FF FF FF 
1  A038 FF FF FF FF 
1  A03C FF FF FF FF 
Figure XIII - Sample Edit Screen 
As depicted above (by enclosure in a box)„ the actual eight 
bits' of data about to be edited are displayed in inverse 
video. When two hexadecimal digits are entered from the 
keyboard they will replace the data shown in inverse video, 
the  address  displayed  under  the  word  EDIT  will   be 
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incremented by one, and the data located at this new 
address will be shown in inverse video. 
S - Single Advance, Memory Unchanged 
The "S" command can be used to skip ahead without changing 
the contents of the memory. This command advances the 
address to be edited, increments the addresses on the 
screen, and places the new location to be edited in inverse 
video. 
X - Backup One, Memory Unchanged 
The "X" command is used to move back one memory location. 
It can be used to correct mistakes or examine the contents 
of memory that appear before the address being edited. 
This command decrements the address to be edited and the 
address shown on the screen, and places the new location to 
be edited in inverse video. 
N - New Address to be Edited 
The "N" command will restart the Edit  session.   The  Edit 
program  restarts by asking  for the memory address to be 
—edited, then displays the new address  to  be  edited  (as 
explained in a previous section). 
Q - Quit, Exit Editor 
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The "Q" command is used to return control to the "Main" 
program. This command ends the edit session, erases the 
word EDIT and the edit address that appears below it, and 
jumps to location 0100 Hex (the start of Main). 
,;        v 
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III-F) RUN COMMAND 
The code for the "R" command is contained in the command 
loop, starting at 0143 Hex. This command will cause the 
Z80 to exit from the monitor program and run from 
instructions stored in the systems memory. When an "R" 
command is entered the Z80 will print the words "RUNNING 
PROGRAM" in,the message area, and will begin executing the 
code that is displayed on the television screen. For 
example, if a C, 7777 is entered (causing the system to 
display memory locations 7777 through 77A6 flex) followed by 
an R, the system would begin executing the code located at 
7777 Hex. 
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III-G) TEST COMMANDS 
The system has two sets of self tests built into it. There 
is a shorter self test program, called "Power Up Check", 
that does a quick memory test whenever the system is reset 
or powered-up. There is also a Self Test program which can 
be run by entering the "T" command. This program runs a 
detailed test on the Z80, Dynamic and Static RAM memories, 
video display, and the ASCII keyboard. 
.-  ■ • ■   •<**■'"■"•■.' 
POWER UP -'Quick Self Test 
The Power-Up self test program is located from address 0280 
to  02B7 Hex, inclusive.  This program first sets the stack 
pointer to FFFF, then writes an AA (10101010 in binary)  to 
, i 
location FFFF, and a 55 (01010101 in binary) to location 
FFFE.   The contents of these two locations are  then 
checked,  and if both contain the correct data the test 
passes and the Z80 begins executing the "Main" program. If 
either location fails, the television screen is turned red 
(by filling it with red graphics characters) , the word 
stack is printed out, the system beeps the pizeo-electric 
buzzer, and the Z80 halts. This indicates that the Z80 
cannot run any of Its programs, since it cannot create the 
stack required for any subroutine calls. 
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T - Run Self Tests 
The Self Test program is located at addresses 00A0 through 
OOFF  Hex,  and  is  run by entering the "T" command.  The 
words "SELF TESTS" are displayed in the message area and 
the  entire RAM memory is filled with zeros (filling the 
television screen with '@'s).  The CPU then reads (a 00 Hex 
if  the memory is good) and writes an FF Hex once for every 
RAM address (filling  the  television  screen with  orange 
graphic characters).   Finally,  the CPU again reads every 
RAM address, expecting to find an FF Hex.   If  all memory 
locations are correct,  the self  tests proceed  to the 
keyboard test, which is described in  the  next  paragraph. 
If  at  any time a  RAM location  fails,  the words "RAM 
FAILURE", followed by the address of  the location  that 
failed,  are  printed  in  the message  area,  the test is 
stopped, and the buzzer continuously beeps. 
When the RAM test has passed, the words "KEYBOARD TEST" are 
printed  in  the message  area  and the test for the ASCII 
keyboard is  begun.   When  any  key  on  the  keyboard  is. 
pressed,  the appropriate character  is printed  on  the 
television screen. 
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IIInH) MONITOR" PROGRAM 
The following pages contain the listing for the monitor 
program. This listing contains the actual code, mnemonics 
and comments required for a detailed discussion of the 
monitor program. It should be used in connection with the 
previous sections for a complete understanding of the 
programs. 
1 OP | PROGRAM 
ADD. | MNEMONIC | CODEl COMMENTS                  | NAME 
0000 1 JP       1 C3 1 JUMP TO POWER UP CHECK      | - 
00011 80 | (MAKE SURE STACK          | 
00021 02 | MEMORY IS OK)             I 
00031 
00041 
NOP 
LD,HL,nn 
00 I 
h H 
21 HL= START OF SCREEN ADDRESS 
00051 00 .....^ 
00061 F8 CLEAR 
00071 LD,(HL),n 36 WRITE A SPACE TO THE SCREEN SCREEN 
00081 20 ****** , 
00091 INC HL 1 23 I HL= NEXT SCREEN ADDRESS 
000AI CB,7,H 1 CB . CHECK IF SCREEN ALL CLEARED p 
00 0B| 1 7C 
oooci JP,NZ 1 C2 I JUMP IF NOT ALL CLEARED 
000DI 1 07 1 *" 
000EI 1 00 
000FI 
00101 
RETURN 1 C9 
f  
I CD 
| RETURN (SCREEN ALL CLEARED) 
I CALL GET ASCII (HIGH HEX) [----- CALL 
00111 1 34 
00121 1 00 |  GET 2 
00131 CP,A,n I FE I CHECK IF NUMBER OR LETTER I   HEX 
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00141 10 | 
00151 JP,NC   i D2 | 
00161 1A | 
00171 00 | 
00181 ADD,A,n  | C6 | 
00191 09 1 
001AI RLCA     | 07 | 
001BI RLCA     | 07 I 
001CI RLCA     | 07 | 
001DI RLCA     | 07 I 
001E| AND,A,n  | E6 | 
001F| FO | 
00201 LD,H,A   | 67 I 
00211 CALL     | -CD I 
0022 34 | 
0023 00 I 
0024 CP>A,n FE | 
0025 10 I 
0026 JP,NC D2 I 
0027 2B | 
0028 00 I 
0029 ADD,A,n C6 | 
002A 09 I 
002B AND,A,n E6 I 
002C OF | 
002D OR,A,H B4 I 
002E RETURN C9 I 
002F NOP 00 I 
0030 NOP 00 | 
0031 NOP 00 I 
0032 I NOP 1 00 I 
0033 I NOP. 
I IM 1 
1 00 I 
f + 
1 ED I 0034 
0035 1 56 I 
0036 I El 1 FB | 
0037 I HALT 1 76 I 
0038 1 IN,A,(n) 1 DB | 
0039 1 7F | 
003A 1 DI 1 F3 1 
003B I INC SP 1 33 I 
003C I INC SP 1 33 1 
003D I RETURN 1 C9 1 
003E I NOP 1 00 I 
003F I NOP 1 00 I 
JUMP IF NUMBER 
ADD 9 (TURN ASCII TO HEX) 
LEFT JUSTIFY HIGH HEX DIGIT 
REMOVE LOW HALF (IT'S JUNK) 
STORE HIGH HEX DIGIT 
CALL GET ASCII (LOW HEX) 
CHECK IF NUMBER OR LETTER 
JUMP IF LETTER 
<       • 
ADD 9 (TURN ASCII TO HEX) 
REMOVE TOP HALF (IT'S JUNK) 
COMBINE HIGH AND LOW HEX 
RETURN (AfCONTAINS RESULT) 
SET INTERRUPT MODE 1 
WAIT FOR INPUT (INTERRUPT) 
READ DATA FROM PORT 7F 
REMOVE OLD PC FROM STACK 
RETURN (A CONTAINS DATA) 
***** 
GET 
ASCII 
***** 
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0040 1 LD,HL,nn [ 21 1 HL= START OF SCREEN ADDRESS | 
00411 00 | 
00421 F8 1 40 OUT 
00431 PUSH BC  | C5 1 SAVE CURRENT ADDRESS         | ****** 
00441 LD,A,B   | 78 | 
00451 CALL     | CD | CALL 2 OUT                   | 
00461 73 1 WRITE HIGH HALF OF DISPLAY | 
00471 00 I ADDRESS TO SCREEN          1 
00481 DEC HL   | 2B | ADJUST SCREEN ADDRESS       | 
00491 DEC HL   | 2B | 
004AI LD,A,C   | 79 | 
004B| CALL     | CD | CALL 2 OUT 
004CI ]   * 73 1 WRITE LOW HALF OF DISPLAY | 
004DI '\       1 00 I ADDRESS TO SCREEN 
004EI LD,A,(BC)| OA | 
004FI CALL CD | CALL 2 OUT 
00501 73 1 WRITE MEMORY CONTENTS 
00511 00 I TO SCREEN 
00521 INC BC 03 I 
00531 LD,A,(BC) OA 
00541 CALL     | CD 1 CALL 2 OUT 
00551 73 WRITE MEMORY CONTENTS 
00561 00 TO SCREEN 
00571 INC BC 03 • 
0058 1 LD,A,(BC) OA 
00591 €ALL CD CALL 2 OUT 
005A| 73 WRITE MEMORY CONTENTS 
005B| 00 TO SCREEN 
005CI INC BC 03 
005DI LD,A,(BC) OA 
005E! CALL CD CALL 2 OUT 
005F| 73 WRITE MEMORY CONTENTS 
00601 1 00 TO SCREEN 
00611" INC BC 1 03 
00621 LD,A,L 1 7D 
00631 ADD,A,n 1 C6 I ADD OA TO HL (SET ADDRESS 
00641 I OA I   TO NEXT DISPLAY LOCATION) 
00651 LD,L,A 1 6F 
00661 LD,A,H 1 7C 
00671 ADC,A,n 1 CE 
00681 '"'• \   00 
00691 LD,H,A 1 67 
006AI CP,A,n I FE I CHECK IF ALL 40 LOCATIONS 
006BI I FA I   HAVE BEEN DISPLAYED 
006CI JP,NZ 1 C2 I JUMP IF NOT DONE 
006DI I 44 
006EI 1 00 
006FI POP Bt 1 Cl I RESTORE CURRENT ADDRESS 
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0070 1 RETURN   | C9 1 RETURN                     | 
00711 NOP      | 00- 1 
00721 NOP      | 00 1 
00731 LD,D,n   | 16 1 D= HIGH HALF OF LOOK-UP     | 
00741 00 1 TABLE ADDRESS           1 
00751 PUSH AF  | F5 1 SAVE 20ND HEX TILL LATER    | 2 OUT 
00761 RRCA     | OF j RIGHT JUSTIFY FIRST HEX     | ***** 
00771 RRCA     | OF | 
00781 RRCA     | OF | 
00791 RRCA     | OF | 
007AI AND,A,n  | E6 | GET FIRST HEX DIGIT ONLY  . | 
007B| OF | 
007CI ORfA,n   | F6 1 TURN DIGIT INTO ADDRESS     | 
007DI 90 I 
00 7EI LD,E,A   | 5F | DE= LOOK-UP TABLE ADDRESS   | 
007FI LD,A,(DE)1 1A GET ASCII EQUIVALENT 
00801 LD,(HL),A 77 J WRITE IT TO SCREEN          | 
00811 INC.HL 23 
00821 POP AF Fl RESTORE HEX PAIR            j • 
00831 AND,A,n E6 GET SECOND HEX DIGIT 
00841 OF 
00851 OR,A,n F6 TURN DIGIT INTO ADDRESS 
00861 90 
00871 LD,E,A 5F DE= LOOK-UP TABLE ADDRESS 
0088 1 LD,A,(DE) 1A GET ASCII EQUIVALENT 
00891 LD,(HL),A 77 WRITE IT TO SCREEN 
008AI INC HL 23 
008B| INC-HL 23 - ADD TWO SPACES 
008CI INC HL 1 23 
008D| RETURN 1 C9 RETURN 
008EI NOP 1 00 
008F| NOP 1 00 
00901 "0" 1 30 I EACH LOCATION CONTAINS THE 
00911 it -i n 1 31 I ASCII EQUIVALENT FOR THE 
00921 n2n 1 32 I LAST HEX DIGIT OF ITS I  2 OUT 
00931 n o n 1 33 I ADDRESS I  LOOK-UP 
00941 "4" 1 34 I  TABLE 
00951 "5" 1 35 ******* 
00961 "6" 1 36 
00971 • unit 1 37 
00981 "8" 1 38 1 1 
00991 • Oil 1 39 |, 
009A "A" 1 01 
009B "B" 1 02 
009C! "C" 1 03 
009D "D" I 04 
009E| nE" 1 05 
-   62   - 
009FI npn '     ■             | 06 1 1 
OOAOl LD,HL,nn | 21 1 HL= ADDRESS OF "SELF TESTS" I 
OOAll 30 1 
00A2I 03 | SELF 
00A3I CALL     | CD I CALL SCREEN WRITE            I TESTS 
00A4I B8 | ***** 
00A5I 02 1 
00A6I LD,HL,nn | 21 1 HL= START OF RAM MEMORY     | 
00A7I 00 1 
00A8I 08 I 
00A9I XOR,A,A  | AF | A=0                           1 
OOAAl LD,(HL),A| 77 I LOAD "00" INTO MEMORY       I 
OOACI INC HL   | 23 1 
OOADl CP,A,H   | BC | CHECK IF ALL LOADED         I 
OOAEl JP,NZ    | C2 1 JUMP IF NOT ALL LOADED      | 
OOAF| AA | 
OOBOl 00 1 
OOBll LD,H,n   | 26 I HL= START OF RAM MEMORY 
00B2I 08 1 
00B3I LD,A,(HL) 1 7E GET MEMORY DATA 
00B4I CP,A,n   | FE I CHECK IF DATA = "00"         1 
00B5I 00 
00B6I JP,NZ C2 JUMP IF ITS NOT (ITS BAD) 
00B7I EO TO RAM TEST FAILURE 
00B8I 00 
00B9I XOR,A,A AF A=0 
OOBAl LD,(HL),n 36 LOAD "FF" INTO MEMORY 
OOBCl FF 3 "■ 
OOBBl INC HL 23 
OOBCl CP,A,H 1 BC CHECK IF ALL MEMORY TESTED 
OOBDl JP,NZ C2 I JUMP IF NOT ALL TESTED 
OOBEl 1 B3 
OOBFl L 00 
oocol LD,H,n 1 26 I HL= START OF RAM MEMORY 
QOCll 1 08 j 
00C2I LD,A,(HL) I 7E I GET MEMORY DATA 
00C3I CP,A>n I FE I CHECK IF DATA = "FF" 
00C4I | FF 
00C5I JPfNZ I C2 I JUMP IF ITS NOT (ITS BAD) 
00C6I I EO I   TO RAM TEST FAILURE 
00C7I I 00* 
00C8I INC HL 1 23 
00C9I MCP,A,H | BC I CHECK IF ALL MEMORY TESTED 
OOCAl JP,NZ 1 C2 I JUMP IF NOT ALL TESTED 
OOCB! ""■'*" I C2 
OOCCI 1 00 
OOCD OUT,n,A 1 D3 I WRITE A "BEEP" 
OOCE I 7F I    (PORT 7F) 
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OOCFI LD,HL,nn | 21 1 ADDRESS OF "KEYBOARD TEST"  | 
OODOl 40 1 
OOD1I 03 I 
00D2I CALL     | CD I CALL SCREEN WR1*TE            | 
00D3I B8 I 
00D4I 02 | 
00D5I LD,HL,nn | 21 1 HL= START OF SCREEN ADDRESS | 
00D6I 00 1 
00D7I F8 I 
0OD8I CALL     | CD I CALL GET ASCII               | 
00D9I 34 | GET DATA FROM KEYBOARD    | 
OODAl 00 1 s*                                I 
OODBI LD,(HL),A| 77 I WRITE DATA TO TV SCREEN     | 
OODCl INC HL   | 23 1 
OODDl JP       1 C3 1 DO IT AGAIN (UNTIL RESET)   | 
OODEl D8 1 
OODFl 00 1 
OOEOI OUT,n,A D3 1 WRITE A "BEEP"               | 
OOE1I 7F I (PORT 7F)                  |  RAM 
00E2I LD^H 7C | SAVE H                       |  TEST 
*"* 00E3I LD,B,L 45 SAVE L                       | FAILURE 
00E4I LD,HL,nn 21 ADDRESS OF "RAM FAILURE"    | ******* 
00E5I 50 
00E6I 03 
00E7I CALL CD CALL SCREEN WRITE            | 
00E8I B8 
00E9I 02 
OOEAl LD,HL,nn 21 ADDRESS OF 3RD DISPLAY LINE | 
OOEB| 1 97 
OOECI F8 
OOEDl CALL CD CALL 2 OUT                   | 
OOEEl 1 73 1   WRITE HIGH ADDRESS OF     | 
OOEFI 1 00 I   FAILED RAM LOCATION       | 
OOFOl DEC HL 1 2B I ADJUST SCREEN ADDRESS       | 
OOFll DEC HL 1 2B 
00F2I LD,A,B 1 78 
00F3I CALL 1 CD I CALL 2 OUT                   | 
00F4I 1 73 |   WRITE LOW ADDRESS OF      | 
00F5I 1 00 I   FAILED RAM LOCATION       | 
00F6I OUT,A,n 1 D3 | WRITE A "BEEP"' i                                | 
00F7I 1 7F |                 '^  - ■ :   | 
00F8I JP 1 C3 I REPEAT (MEMORY NEEDS FIXED) I 
00F9I 1 F6 
OOFAl 1 00 
OOFBl NOP 1 00 
OOFCl NOP 1 00 1                                                            1 
OOFDl NOP 1 00 
OOFEl NOP 1 00 
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OOFFl NOP      I 00 | 1 
OlOOl NOP      I 00 | 
01011 NOP      | 00 | ■*    1 **** 
01021 NOP      | 00 | MAIN 
01031 CALL     | CD | CALL CLEAR SCREEN            I **** 
01041 04 | . 
01051 00 | 
01061 LD,HL,nn | 21 1 ADDRESS OF "ENTER ADDRESS"  | 
01071 00 1 
01081 03 1 
01091 CALL     | CD 1 CALL SCREEN WRITE            I 
010AI B8 1 A,                                           | 
010BI 02 1 
010CI CALL     | CD I CALL GET 2 HEX               1 
OlODl 10 1 GET HIGH ADDRESS           1 
010EI 00 I 
010F| LD,B,A   | 47 I 
0110 I CALL     1 CD 1 CALL GET 2 HEX               1 
01111 10 1 GET LOW ADDRESS            1 
01121 00 
01131 LD,C,A   | -4F I BC=-ABDREST TO BE DISPLAYED 1 
01141 CALL     | CD CALL 40 OUT 
01151 40 
01161 00. 
01171 NOP 00 *** START OF COMMAND LOOP *** 
01181 LD,HL,nn 21 ADDRESS OF "ENTER COMMAND' 
01191 10 
011A| 03 
011B! CALL . CD CALL SCREEN WRITE 
011C| B8 
OllDl 02 
011EI CALL 1 CD I CALL GET ASCII 
011FI 34 I   GET COMMAND OR DATA 
01201 1 00 
01211 CP,A,n 1 FE 1 CHECK IF COMMAND = ADVANCE 
01221 1 01 
01231 JP,NZ 1 C2 I JUMP IF NOT ADVANCE 
01241 1 32 
01251 1 01 
01261 LD,A,C 1 79 I BC = BC + 40 
01271 ADD,A,n 1 C6 
01281 1 40 
01291 LD,C,A 1 4F 
012A LD,A,B 1 78 
012B ADC,A,n 1 CE 
012CI 1 00 1 
012D LD,B,A 1 47 
012E JP 1 C3 | JUMP TO CALL 40 OUT 
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012FI 14 1 
01301 01 1 
01311 NOP      | 00 1 
01321 CP,A,n    | FE | 
01331 04 I 
0134 1 JP,NZ    | C2 1 
01351 43 I 
01361 01 | 
01371 LD,A,C   | 79 1 
0138 1 SUB,A,n  | D6 I 
01391 40 | 
013AI LD,C,A   | 4F | 
013BI LD,A,B   | 78 I 
013CI SBB,A,n  | DE | 
013D 00 | 
013E LD,BfA   | 47 I 
013F| JP       1 C3 I 
0140 14 I 
0141 01 1 
0142 NOP 00 1 
0143 CP,A,n FE | 
0144 12 I 
0145 JP,NZ C2 I 
0146 52 I 
0147 01 1 
0148 LD,HL,nn 21 1 
0149 20 I 
014A 03 I 
014B CALL CD | 
014C B8 I 
014D 02 I 
014E LD,H,B 1 60 I 
014F LD,L,C 69 | 
0150 1 JP (HL) 1 E9 1 
0151 I NOP 1 00 I 
0152 1 CP/A,n 1 FE | 
0153 1 03 1 
0154 1 JPfZ 1 CA | 
0155 1 03 1 
0156 1 01 I 
0157 I NOP 1 00 I 
0158 1 CP,A,n 1 FE | 
0159 1 05 I 
015A 1 JP,Z 1 CA | 
015B 1 90 | 
015C 1 01 1 
015D I NOP 1 00 I 
015E 1 CP,A,n 1 FE | 
015F 1 14 I 
CHECK IF CMD = DECREMENT 
JUMP IF NOT DECREMENT 
BC ■ BC - 40 
JUMP TO CALL 40 OUT 
CHECK IF COMMAND = RUN 
JUMP IF NOT RUN 
HL= ADDRESS OF 
"RUNNING PROGRAM- 
CALL SCREEN WRITE 
HL = ADDRESS OF PRpGRAM 
JUMP TO PROGRAM START 
CHECK IF CMD - CHANGE ADD. 
JUMP IF CHANGE ADDRESS 
CHECK IF COMMAND = EDIT 
JUMP IF EDIT 
CHECK IF COMMAND = TEST 
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01601 JP,Z     | CA | JUMP IF TEST (SELF TESTS)   \ 
01611           1 AO | 1 
01621          1 00 | 
01631 NOP      j 00 | 1 
01641 CP,A,n   | FE | CHECK IF COMMAND = FIND     I 
01651          I 06 I 
01661 JP,Z     r CA | JUMP IF FIND                 1 
01671          1 1A'| 
0168 1          I 02 | 
01691 NOP      1 00 1 
016AI CP,A,n   | FE | CHECK IF COMMAND = MOVE     1 
016BI          | OD | 
016CI JP,Z     1 CA | JUMP IF MOVE                 1 
016DI          I 40 I 1 
016EI          | 02 | 
01741 CP,A,n   | FE | CHECK IF CMD = SNGL ADVANCE | 
01751          1 13 1 
0176 1 JP,NZ    | C2 i JUMP IF NOT SINGLE ADVANCE  I 
01771 78 
0178 1 01 
01791 INC BC 03 BC = BC + 1                  | 
017AI JP C3 JUMP TO CALL 40 OUT          I 
017BI 14 1 
01771 01 
01781 OUT,n,A D3 WRITE A "BEEP™               I 
01791 7F (UNKNOWN COMMAND)         I 
017AI JP C3 JUMP TO START OF CMD LOOP   | 
017BI 18 j 
017CI 01 
017DJ NOP 1 00 
017E| NOP 1 00 
017FI NOP 1 00 ( RESERVED FOR COMMAND        I 
0180J NOP I 00 I    LOOP EXPANSION            I 
01811 NOP 1 00 
01821 NOP 1 00 
01831 NOP 1 00 
01841 NOP 1 00 1                                                            1 
01851 NOP 1 00 
01861 NOP 1 00 
01871 NOP 1 00 
0188 1 NOP 1 00 
01891 NOP 1 00 
018A| NOP 1 00 
018B| NOP I 00 
018CI NOP 1 00 
018D| NOP 1 00 1                              1 
018EI NOP 1 00 1                              1 
018F| NOP 1 00 1                              1 
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 +. 
01901 
+ 
LD,HL,nn | 
+- 
21 1 
01911 17 | 
01921 F9 I 
01931 NOP      | 00 | 
01941 LD,(HL),n| 36 I 
01951 05 I 
01961 INC HL   | 23 I 
01971 LD,(HL),n| 36 I 
01981 04 | 
01991 INC HL   | 23 | 
019AI LD,(HL),n| 36 I 
019B| 09 I 
019CI INC HL   | 23 I 
019DI LD,(HL),n| 36 I 
019EI 14 | 
019FI LD,HL,nn I 21 1 
01A0I 00 | 
01A1I 03 | 
01A2I CALL     | CD I 
01A3I B8 | 
01A4| 02 I 
01A5I CALL CD I 
01A6I 10 I 
01A7I 00 I 
01A8I LD,B,A 47 I 
01A9I CALL CD I 
01AAI 10 I 
01AB| 00 | 
01ACI LD,C,A 4F | 
01ADI JP 1 C3 I 
01AEI NOP FC | 
01AFI NOP 1 01 I 
01B0I NOP 1 00 I 
01B1I NOP 1 00 I 
01B2I NOP 1 00 I 
01B3I NOP 1 00 I 
01B4I NOP 1 00 I 
01B5I NOP 1 00 I 
01B6I NOP 1 00 | 
01B7I NOP 1 00 I 
01B8I NOP 1 00 J 
01B9I LD,HL,nn 1 21 I 
01BAI 1 37 1 
01BBI 1 F9 1 
01BCI LD,A,B 1 78 I 
01BD CALL 1 .CD 1 
01BE "■ 1 73 1 
01BF 1 00 | 
HL= 4TH TV OUTPUT LINE 
WRITE "E" TO SCREEN 
WRITE "D" TO SCREEN 
WRITE "I" TO SCREEN 
WRITE "T" TO SCREEN 
HL= ADDR OF "ENTER ADDRESS" 
CALL SCREEN WRITE 
CALL GET .2 HEX 
GET 2 HIGH ADDRESS DIGITS 
BC = ADDRESS TO BE EDITED 
CALL GET 2 HEX 
GET 2 LOW ADDRESS DIGITS 
BC = ADDRESS TO BE EDITED 
JUMP TO DISPLAY ROUTINE 
HL= 5TH TV OUTPUT LINE 
A = HIGH 2 ADDRESS DIGITS 
CALL 2 OUT 
WRITE ADDRESS BEING EDITED 
EDIT 
**** 
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01C0I 
01C11 
01C2I 
01C3I 
01C4I 
01C5I 
01C6I 
01C7I 
01C8I 
01C9I 
OlCAl 
OICBI 
OICCI 
OlCDl 
OlCEl 
OICFI 
OIDOI 
01D1I 
01D2I 
01D3I 
01D4I 
01D5I 
01D6I 
01D7I 
01D8I 
01D9I 
OlDAl 
OlDBl 
OlDCl 
OlDDl 
OlDEl 
OlDFl 
OIEOI 
OlEll 
01E2I 
01-E3J 
01E4I 
01E5I 
01E6I 
01E7 I 
01E8I 
01E9I 
OlEAl 
OlEBl 
OlECl 
OlEDl 
OlEEl 
OlEFl 
OlFOl 
DEC HL 
DEC HL 
LD,A,C 
CALL 
LD,HL,nn 
CALL 
CALL 
CP,A,n 
JP,NZ 
DEC BC 
JP 
CP,A,n 
JP,Z 
CP,A,n 
JP,Z 
CP,A,n 
JP,NZ 
NOP 
CALL 
JP 
NOP 
NOP 
NOP 
2B 
2B 
79. 
CD 
73 
00 
21 
60 
03 
CD 
B8 
02 
CD 
34 
00 
FE 
18 
C2 
D8 
01 
OB 
C3 
FC 
01 
FE 
13 
CA 
FB 
01 
FE 
OE 
CA 
9F 
01 
FE 
11 
C2 
F7 
01 
00 
CD 
04 
00 
C3 
14 
01 
00 
00 
00 
ADJUST TV OUTPUT ADDRESS 
A = LOW 2 ADDRESS DIGITS 
CALL 2 OUT 
WRITE ADDRESS BEING EDITED 
HL= ADDRESS OF "ENTER DATA" 
CALL SCREEN WRITE 
CALL GET ASCII 
GET COMMAND OR DATA 
CHECK IF INPUT - "X" 
(X IS FOR BACKUP) 
JUMP IF NOT X 
BACKUP ONE LOC7 
JUMP TO GET NEXT INPUT 
CHECK IF^NPUT = "S" 
(S IS FOR SKIP AHEAD) 
JUMP IF S 
CHECK IF INPUT = "N" 
(N IS FOR NEW ADDRESS) 
JUMP IF N 
CHECK IF INPUT = "Q" 
(Q IS FOR ,QUIT) 
JUMP IF NOT Q 
CALL CLEAR 
JUMP TO START OF CMD LOOP 
RESERVED FOR EXPANSION 
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01F1I NOP      | 00 | 
01F2I NOP      I 00 1 
OIF 31 NOP      | 00 | 1 
01F4I NOP      | 00 1 
01F5I NOP      | 00 | 
01F6I NOP      | 00 1 
01F7I CALL     | CD | CALL GET 2 HEX AT START + 1 | 
01F8I 13 1 TURN ASCII NOW IN A TO 1ST| 
01F9I 00 I HEX (ITS DATA, NOT A CMD) | 
OlFAl LD, (BC) ,A| 02 I LOAD DATA TO MEMORY   c      | 
OlFBl INC BC   | 03 1 MEM = NEXT LOC TO BE EDITED I 
OlFCl DEC BC   | OB | 
OlFDl DEC BC   | OB | BC = BC - 4                  | 
OlFEl DEC BC   | OB | 
OIFFI DEC BC   | OB | 
02001 CALL     | CD | CALL 40 OUT                  | 
02011 40 1 
02021 00 ! 
02031 INC BC   | 03 1 
02041 INC BC 03 1 BC = BC + 4                  | 
02051 INC BC 03 
0206 1 INC BC 03 
02071 LD,A,(nn) 3A DISPLAY LOCATION BEING      | 
0208 I 26 EDITED USING INVERSE      | 
02091 F8 VIDEO                    | 
020AI OR,A,n F6 INVERT DIGIT                 | 
020BI 40 
020CI LD,(nn),A 32 
020DI 26 
020EI F8 
020FI LD,A,(nn) 3A 1 
02101 1 27 
02111 1 F8 
0212 1 OR,A,n F6 I INVERT DIGIT                 | 
02131 1 40 
02141 LD,(nn),A 1 32 
02151 1 27 
02161 |- F8 1                               1     r 
02171 JP 1 C3 I JUMP TO DISPLAY ADDRESS     | 
02181 1 B9 
02191 
. 
1 01 
021AI LD,HL>nn 1 21 I HL= ADDRESS OF "ENTER DATA" | 
021B| 1 60 
021CI 1 03 |                               |  FIND 
021DI CALL 1 CD I CALL SCREEN WRITE            |  **** 
021E 1 B8 
021F 1 02 
02201 CALL I CD I CALL GET 2 HEX               1 
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02211 10 1 GET PATTERN TO SEARCH FOR | 
02221 00 1 
02231 LD,H,B   | 60 | 
0224 1 LD,L,C   | 69 1 
02251 LD,BC,nn | 01 1 BC = 00                      | 
02261 00 1 
0227 I 00 1 
02281 CPIR     | ED I CHECK FOR A MATCH UNTIL     I 
02291 Bl | BC = 00 .                   | 
022AI PUSH HL  | E5 SAVE ADDRESS OF MATCH       | 
022BI XOR,A,A  ! AF | A - 0                        | 
022CI CP,A,B   | B8 1 CHECK IF NO MATCH (BC = 00) I 
022D JP,NZ,$+D 20 JUMP TO 023C IF NOT         | 
022E OD 
022FI CP,A,C B9 
0230 JP,NZ,$+A 20 
0231 OA 
0232 POP BC Cl BC= ADDRESS TO BE DISPLAYED | 
0233 LD,HL,nn 21 HL= ADDR OF "NO MATCH FOUND"| 
0234 70 
0235 03 
0236 CALL CD CALL SCREEN WRITE           | 
0237 B8 
0238 02 
0239 JP C,3 JUMP TO GET A NEW COMMAND   | 
023A IE 
023B 01 
023C POP BC Cl BC = ADDRESS TO BE DISPLAYED! 
023D DEC BC OB ADJUST BC                   | 
023E JP,$+3D 1 18 ! JUMP TO CALL 40 OUT         | 
023F 3D 
0240 ! LD,HL,nn 1
 21 I HL= ADDR OF "START ADDRESS?"| 
0241 1 80 
0242 1 03 1                              |  MOVE 
0243 CALL 1 CD I CALL SCREEN WRITE           |  **** 
0244 1                "* 1 ,B8 
0245 1 02 
'"D'246 I CALL 1 CD I CALL GET 2 HEX      "       | 
0247 1 10 I   (GET HIGH HALF)     .      | 
0248 1 00 
0249 I LD,B,A 1 47 
024A I CALL I CD I CALL GET 2 HEX              | 
024B 1 10 I   (GET LOW HALF)             | y 
024C 1 00 
024D I LD,C,A I 4F I BC = STARTING ADDRESS       | 
024E I LD,HL,nn 1 21 I HL= ADDR OF "END ADDRESS?"  I 
024F I 90 
0250 1 03 
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0251 
02521 
0253 
02541 
0255 
0256 
0257 
0258 
0259 
025AI 
025BI 
025CI 
025D! 
025E 
025FI 
0260 
0261 
0262 
0263 
02641 
0265! 
0266 
0267 
0268 
0269 
026AI 
026BI 
026CI 
026DI 
026E 
026FI 
0270 
0271 
0272 
0273 
0274 
0275 
0276 
0277 
0278 
0279 
027AI 
027BI 
027CI 
027DI 
027EI 
027FI 
CALL 
CALL 
LD,D,A 
CALL 
LD,L,A 
LD,H,D 
PUSH HL 
LDfHL,nn 
CALL 
CALL 
LD,D,A 
CALL 
LD,E,A 
POP HL 
PUSH HL 
SBC,HL,BC 
LD,C,L 
LD,B,H 
ADD,HL,DE 
EX,HL,DE 
POP HL 
INC BC 
LDDR 
OUT,A,n 
INC DE 
LD,B,D 
LD,C,E 
JP 
CD 
B8 
02 
CD 
10 
00 
57 
CD 
10 
00 
6F 
62 
E5 
21 
AO 
03 
CD 
B8 
02 
CD 
10 
00 
57 
CD 
10 
00 
5F 
El 
E5 
ED 
42 
4D 
44 
19 
EB 
El 
03 
ED 
B8 
D3 
7F 
13 
42 
4B 
C3 
14 
01 
CALL SCREEN WRITE 
CALL GET 2 HEX 
(GET HIGH HALF) 
(H USED IN GET 2 HEX) 
CALL GET 2 HEX 
(GET LOW HALF) 
HL = ENDING ADDRESS 
SAVE HL 
HL= ADDR OF "NEW START?' 
CALL SCREEN WRITE 
CALL GET 2 HEX 
(GET HIGH HALF) 
CALL GET 2 HEX 
(GET LOW HALF) 
DE = NEW STARTING ADDRESS 
RESTORE HL 
HL = HL - BC 
COPY HL INTO BC (BC = 
END ADDR - START ADDRESS) 
HL = HL + DE 
EXCHANGE HL AND DE (NEW END) 
RESTORE HL (OLD END ADDRESS) 
ADJUST BC 
OLD ADDR > NEW ADDR UNTIL 
BC (DIFFERENCE) = ZERO 
WRITE A "BEEP" 
(ALL DONE) 
ADJUST DE 
COPY DE TO BC 
JUMP TO.GET COMMAND 
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02801 LD,SP,nn A 31 1 TOP pF STACK » FFFF         | 
02811 FF | 
02821 FF | POWER 
02831 LD,A,n 3E | WRITE "AA" TO FIRST         | UP 
02841 AA | STACK LOCATION            | CHECK 
02851 LD,(nn), A| 32 I ***** 
02861 FF | 
02871 FF | 
02881 LD,A,n 3E I WRITE "55" TO SECOND        | 
02891 55 1 STACK LOCATION            | 
028AI LD,(nn), A| 32 -\ 
028B| FE 
028CI FF I 
028OI LD,A,(nn ) 1 3A READ FIRST STACK LOCATION 
028EI FF i 
028F| FF | 
02901 CP,A,n . FE CHECK IF ITS AN "AA"        | 
02911 AA .■ » 
02921 JP,NZ C2 JUMP IF NOT (MEMORY BAD) 
02931 9D 
02941 02 
02951 LD,A,(nr 0 1 3A READ SECOND STACK LOCATION 
02961 FE 
02971 FF 
02981 CP,A,n FE CHECK IF ITS A "55" 
02991 55 
029AI JP,Z CA ! JUMP IF H * IS (MEMORY IS OK) 
029B| 00 ""' 
029CI 01 
029DI LD,HL,nn 21 HL= START OF SCREEN ADDRESS 
029EI 00 1             -' 1 
029F| F8 
02A0I LD,(HL) rn 36 1 WRITE "S" TO SCREEN 
02A1I 53 
02A2I INC HL 23 
02A3I LD,(HL) ,n 36 | WRITE "T" TO SCREEN 
02A4I 1 54 1 
02A5I INC HL I 23 
02A6I LD,(HL) 
'
n 1 36 I WRITE "A" TO SCREEN 
02A7I 1 41 
02A8I INC HL 1 23 
02A9I LD,(HL) ,n 1 36 | WRITE "C" TO SCREEN 
02AAI 1 43 
02ABI INC HL 1 23 
02ACI LD,(HL) 
'
n 1 36 I WRITE "K" TO SCREEN 1 
02ADI 1 4B r 
02AE| INC HL 1 23 1 v 
02AFI LD,(HL) fn 1 36 I WRITE COLOR SPACE TO SCREEN 
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02B0I DF | 
02B1I OUT,A,n  | D3 | WRITE A "BEEP"              | 
02B2I 7F | 
02B3 I CB,7,H   I CB | CHECK IF SCREEN IS FILLED   I 
02B4 7C | JUMP IF ITS NOT             | 
02B5 JP,NZ,$-7 20 (TO 02AF)                  | 
02B6 F7 
02B7 HALT 76 HALT - MEMORY IS BAD 
02B8 PUSH BC C5 SAVE BC                     | 
02B9 LD,DE,nn 11 DE= SCREEN ADDRESS (LINE 1) 
02BA 57 SCREEN 
02BB F8 WRITE 
02BC LD,BC,nn 01 BC= NUMBER CHARS. ON LINE 1 ****** 
02BD 08 
02BE 00 
02BF LDIR ED WRITE 8 CHARS. TO LINE 1 
02C0 BO 
02C1 LD,E,n IE DE= SCREEN ADDRESS (LINE 2) 
02C2 77 
02C3 I LD,BC,nn "01 1 BC= NUMBER CHARS ON LINE 2 
02C4 08 
02C5 00 
02C6 LDIR 1 ED WRITE 8 CHARS. TO LINE 2 
02C7 1 BO 
02C8 POP BC Cl I RESTORE OLD BC 
02C9 I RETURN I C9 I RETURN 
02CA I NOP 1 00 
02CB 1 NOP 1 00 
02CC I NOP 1 00 
02CD I NOP 1 00 
02CE I NOP 1 00 
02CF I NOP 1 00 
-+- 
I 02D0I UNUSED FF 
02FF| UNUSED 
 +  
I FF | 
+ —+ 
05 
OE 
14 
05 
12 
20 
20 
20 
01 
I 
03001 
03011 
03021 
03031 
03041 
03051 
03061 
03071 
03081 
E 
N 
T 
E 
R 
DATA FOR "SCREEN WRITE" 
DATA 
**** 
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0309 1    D 04 | 
030A D 04 | 
030B R 12 | 
030C E 05 I 
030D I    S 13 | 
030E s 13 | 
030F 20 | 
0310 E 05 I 
0311 N 0E | 
0312 T 14 | 
0313 E 05 I 
0314 R 12 | 
0315 20 | 
0316 20 | 
0317 20 | 
0318 C 03 I 
0319 1    0 OF | 
031A M OD | 
031B M. OD | 
031C A 01 1 
«31D • N - ■■ - - i OE | 
031E D 04 | 
031F 20 I 
0320 R 12 I 
0321 U 15 | 
0322 N OE | 
0323 N OE | 
0324 I 09 I 
0325 N OE | 
0326 G 07 | 
0327 20 | 
0328 P     1 10 I 
0329 R 12 | 
032A 0     | OF | 
032BI G     I 07 I 
032C R    1 12 | 
032D A     | 01 1 
032E M  '.   | OD I 
032F 20 | 
0330 s           | 13 I 
0331 E     | 05 I 
03321 L     | OC | 
0333 F     | 06 | 
0334 20 | 
0335 20 I 
03361 
- 20 I 
0337 20 | 
03381 T     | 14 | 
03391 E     1 05 | 
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033AI s    | 13 I 
033BI T     | 14 | 
033CI s    | 13 I 
033DI 20 I 
033E 20 | 
033F| 20 | 
03401 K     | OB | 
03411 E    ! 05 I 
0342 y 19 I 
03431 B 02 | 
0344 0 OF | 
0345 A 01 1 
0346 R 12 | 
03471 D 04 | 
0348 T 14 | 
03491 E 05 I 
034A S 13 I 
034B T 14 | 
034C 20 | 
034D 20 | 
034E 20 | 
034F 20 | 
0350 R 12 | 
0351 A 01 1 
0352 M OD | 
0353 20 | 
0354 20 | 
0355 20 | 
0356 20 | 
0357 20 | 
0358 F 06 | 
0359 A 01 1 
03 5A I 09 | 
035B ~L OC | 
035C u\ 15 I 
035D R \ 1 12" | 
035E 1    E  \ 1 05 | 
035F 1   \ 21 | 
0360 1    E I 05 | 
0361 1 '   N  ■ l\OE | 
0362 IT l\4 I 
0363 1    E 1 05 I 
0364 1    R 1 12 | 
0365 1 20 1 
0366 1 20 I 
0367 | . 1 20 | 
0368 1    D 1 04 I 
0369 1    A 1 01 | 
036A 1    T 1 14 I 
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036BI A     | 01 1 
036CI 20 | 
036D 20 I 
036EI 20 I 
036F| 20 | 
0370 1 N 0E ) 
03711 0 OF | 
0372! 20 I 
0373 M     | OD | 
0374 A 01 1 
0375 T 14 I 
03761 C 03 I 
0377 H 08 I 
0378 F 06 | 
0379 0 OF | 
037A U 15 1 
037B N OE | 
037C D 04 | 
037D 20 | 
037E 20 I 
037F Z& \ 
0380 S 13 I 
0381 T 14 | 
0382 A 01 1 
0383 R 12 I 
0384 T 14 I 
0385 20 I 
0386 1 20 | 
0387 1 20 | 
0388 A 01 I 
0389 1    D 04 | 
038A D 04 I 
038B R 12 I 
038C E 05 1 
038D 1   s 1 13 I 
038E s 1 13 | 
038F . ? 3F | 
0390 E 05 1 
0391 1""   N ! OE | 
0392 D ! 04 I 
0393 1 20 I 
•0394 1 20 I 
0395 1 20 I 
0396 1 20 I 
0397 1 20 | 
0398 1    A' I01| 
0399 1    D 1 04 | 
039A 1    D. 1 04 | 
039B 1    R 1 12 I 
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039CI 
039DI 
039EI 
039FI 
03A0I 
03A1I 
03A2I 
03A3I 
03A4I 
03A5I 
03A6I 
03A7I 
03A8I 
03A9I 
03AA| 
03ABI 
03AC| 
03AD| 
03AE I 
03AFI 
 +- 
E 
S 
S 
? 
N 
E 
W 
S 
T 
A 
R 
T 
? 
05 
IS- 
IS 
3F 
0E 
05 
17 
20 
20 
20 
20 
20 
13 
14 
01 
12 
14 
3F 
20 
20 
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